Memory-centric scheduling for phased execution models on multi-core platforms

Tomasz Kłoda

LAAS-CNRS / Insa de Toulouse Toulouse, France

CAPITAL Workshop 2024 14.06.2024

<□ > < □ > < □ > < Ξ > < Ξ > Ξ の Q · 1/26

Multiprocessor

Memory interference



Concurrent accesses to shared hardware resources:

<□ ▶ < □ ▶ < □ ▶ < 三 ▶ < 三 ▶ 三 の Q @ 2/26

• Shared cache • DRAM

Commercial-off-the-shelf (COTS) multiprocessors

Nvidia Jetson TX1/TX2



Quad ARM®A57 16-way set associative 2MB L2 Pseudo-random cache No cache lockdown No bank partitioning



Tomasz Kloda, Marco Solieri, Renato Mancuso, Nicola Capodieci, Paolo Valente and Marko Bertogna. Deterministic Memory Hierarchy and Virtualization for Modern Multi-Core Embedded Systems. *RTAS 2019*



Paolo Gai, Claudio Scordino, Marko Bertogna, Marco Solieri, Tomasz Kloda and et Luca Miccio Handling Mixed Criticality on Modern Multi-core Systems: the HERCULES Project. Embedded World 2019

Memory-centric scheduling with multi-phased task models

Acquisition-Execution-Restitution (AER) / PRedictable Execution Model (PREM)

- Tasks decomposed in several memory-computation phases
- Memory-centric scheduler
- Only one core can access main memory at a time



Guy Durrieu, Madeleine Faugère, Sylvain Girbal, Daniel Gracia Pérez, Claire Pagetti, Wolfgang Puffitsch Predictable flight management system implementation on a multicore processor (ERTS 2014)

Rodolfo Pellizzoni, Emiliano Betti, Stanley Bak, Gang Yao, John Criswell, Marco Caccamo, Russell Kegley A Predictable Execution Model for COTS-Based Embedded Systems (RTAS 2011)

Plan

1. Multi-phase tasks overview

- 1.1 Compilers
- 1.2 Cache/scratchpad partitioning
- 1.3 Single or parallel memory access
- 1.4 Memory arbitration

2. Memory-centric scheduler without DMA

- 2.1 Overheads
- 2.2 Priority assignment
- 2.3 Schedulability analysis
- 2.4 Task-to-processor assignment
- 2.5 Drawbacks

3. Memory-centric scheduling with DMA

Multi-phase tasks overview

<□ > < □ > < □ > < Ξ > < Ξ > Ξ の < ↔ 4/26

Compiling for multi-phase tasks



Björn Forsberg, Marco Solieri, Marko Bertogna, Luca Benini, Andrea Marongiu The Predictable Execution Model in Practice: Compiling Real Applications for COTS Hardware ACM Trans. Embed. Comput. Syst 2021



Claire Pagetti, Julien Forget, Heiko Falk, Dominic Oehlert, Arno Luppold Automated generation of time-predictable executables on multi-core. *RTNS* 2018



Frédéric Fort, Julien Forget

Code generation for multi-phase tasks on a multi-core distributed memory platform. RTCSA 2019



Renato Mancuso, Roman Dudko, and Marco Caccamo.

Light-prem: Automated software refactoring for predictable execution on COTS embedded systems. *RTCSA* 2014

<□ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > <



Zhao Gu, Rodolfo Pellizzoni

Optimizing parallel PREM compilation over nested loop structures. DAC 2022

Compiling for multi-phase tasks

Task typologies

by type of segments:



read-execute

read-execute-write

by number of segments:



single-segment



multi-segment

Cache/scratchpad partitioning

Avoid inter-core interference



Cache/scratchpad partitioning

Preemptive scheduling



< □ > < □ > < □ > < Ξ > < Ξ > Ξ の < ♡ 7/26

Cache/scratchpad partitioning

Non-preemptive scheduling



 $1 \mbox{ out of } m \mbox{ vs. } k \mbox{ out of } m$



◆□▶ ◆□▶ ◆臣▶ ◆臣▶ 臣 の�?

8/26

Gang Yao, Rodolfo Pellizzoni, Stanley Bak, Heechul Yun, Marco Caccamo Global Real-Time Memory-Centric Scheduling for Multicore Systems (TC 2016)

 $1 \mbox{ out of } m \mbox{ vs. } k \mbox{ out of } m$



- Raspberry Pi 4.0 B
- prefetching 200 kB
- with 0, 1, 2 or 3 co-runners



Adrien Jakubiak

Ordonnancement orienté mémoire pour les systèmes temps réel (Master thesis 2024)

◆□ ▶ ◆□ ▶ ◆ ■ ▶ ◆ ■ ▶ ■ の Q @ 8/26

 $1 \mbox{ out of } m \mbox{ vs. } k \mbox{ out of } m$





	mem _i	стр _і	di	prio _i
$ au_1$	4	7	13	high
$ au_2$	4	10	16	low

 $1 \mbox{ out of } m \mbox{ vs. } k \mbox{ out of } m$





computation phase

	mem _i	стр _і	di	prio _i
$ au_1$	6	7	13	high
$ au_2$	6	10	16	low

 $1 \mbox{ out of } m \mbox{ vs. } k \mbox{ out of } m$





	mem _i	стр _і	di	prio _i
$ au_1$	8	7	13	high
$ au_2$	8	10	16	low

Parallel memory phases

Traffic shaping

- higher bandwidth for non-burst workloads
- add mini delays (e.g., NOPs) between memory accesses





Roberto Cavicchioli, Nicola Capodieci, Marco Solieri, Marko Bertogna, Paolo Valente, Andrea Marongiu Evaluating Controlled Memory Request Injection to Counter PREM Memory Underutilization JSSPP 2020



Cédric Courtaud, Julien Sopena, Gilles Muller, Daniel Gracia Pérez

Improving Prediction Accuracy of Memory Interferences for Multicore Platforms RTSS 2019



Dominic Oehlert, Selma Saidi, Heiko Falk

Code-Inherent Traffic Shaping for Hard Real-Time Systems. ACM Trans. Embed. Comput. Syst. 2019



Correctness and Efficiency Criteria for the Multi-Phase Task Model. ECRTS 2022



◆□ ▶ ◆ ● ▶ ◆ ■ ▶ ● ■ ⑦ ۹ ○ 10/26

Table driven

- offline
- memory and computation phases fixed at predetermined points
- ILP formulation



Joel Matějka, Björn Forsberg, Michal Sojka, Přemysl Šůcha, Luca Benini, Andrea Marongiu, Zdeněk Hanzálek Combining PREM compilation and static scheduling for high-performance and predictable MPSoC execution. *Parallel Computing (2019)*

<□ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □

Fixed-priority (non-preemptive)





▲□▶ ▲圖▶ ▲ 필▶ ▲ 필▶ ■ ⑦ Q @ 12/26

Fixed-priority (preemptive)





< □ ▶ < □ ▶ < 三 ▶ < 三 ▶ 三 · の Q ℃ 13/26

Memory-centric scheduler without DMA

◆□ ▶ ◆ □ ▶ ◆ ■ ▶ ◆ ■ ▶ ● ■ の Q ○ 13/26

Memory-centric scheduler in hypervisor

Preemptive memory phases



- Jailhouse Linux hypervisor
- single cache partition for each core
- computation phases scheduling: fixed-priority non-preemptive

memory phases scheduling: preemptive between the cores

Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. *ECRTS 2020*

Scheduling overheads





Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. *ECRTS 2020*

Priority Assignment

Priority Inversion



two processors P_1 and P_2 task set: τ_H, τ_L, τ_M with $prio(\tau_H) > prio(\tau_M) > prio(\tau_L)$ processor assignment: $\{\tau_H, \tau_L\} \rightarrow P_1, \{\tau_M\} \rightarrow P_2$

< □ ▶ < □ ▶ < 三 ▶ < 三 ▶ 三 の Q ^Q 16/26

Priority Assignment

Priority Inversion



do nothinggroup tasks on processors bypriority inheritancepriorities (implicit ceiling)

Schedulability analysis

Response Time Analysis example

task	priority	period	wcct	wcmt	core
$ au_1$	highest	4	1.5	1.0	P_1
$ au_2$	second	12	2.4	0.5	<i>P</i> ₂
$ au_3$	third	12	2.0	1.0	P_2
$ au_4$	lowest	24	1.7	0.5	<i>P</i> ₂

◆□ ▶ ◆ ● ▶ ◆ ● ▶ ● ● ⑦ Q ○ 17/26

Schedulability analysis

Response Time Analysis example



<□ ▶ < @ ▶ < E ▶ < E ▶ ○ 2 の Q · 17/26

Pessimism in Response Time Analysis





Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. *ECRTS 2020*

Schedulability improvement



Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. *ECRTS 2020*

◆□ ▶ ◆ □ ▶ ◆ ■ ▶ ◆ ■ ▶ ● ■ の Q @ 19/26

Fixed-priority vs. TDMA



(a) Contention-based scheduling.



(b) Fixed-priority memory-centric scheduling.



Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. *ECRTS 2020*

◆□ ▶ ◆母 ▶ ◆ 臣 ▶ ◆ 臣 ▶ ○ ○ 20/26



Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. *ECRTS 2020*

<□ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □ > < □





Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. *ECRTS 2020*

・ロト・西ト・田・・田・・日・ シック・





Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. *ECRTS 2020*

・ロト・西ト・西ト・西ト・日・



Heuristic ERM

- sort tasks in increasing order of periods
- allocate the tasks using First-fit
- cap processor utilization (load balancing)
- tasks' priorities according to *Rate Monotonic*

Gero Schwäricke, Tomasz Kloda, Giovani Gracioli, Marko Bertogna, Marco Caccamo

Fixed-Priority Memory-Centric Scheduler for COTS-Based Multiprocessors. ECRTS 2020



Brice Berna and Isabelle Puaut

PDPA: Period driven task and cache partitioning algorithm for multi-core systems. RTNS 2012

Ying Ye, Richard West, Jingyi Zhang, and Zhuoqun Cheng

MARACAS: A Real-Time Multicore VCPU Scheduling Framework. RTSS 2016

task	priority	period	wcct	wcmt	core
τ_1	high	10	3	2	<i>P</i> ₂
$ au_2$	medium	10	3	2	<i>P</i> ₂
$ au_3$	low	10	2	3	P_1



Tasks execute with their worst-case parameters

▲□▶ ▲□▶ ▲≣▶ ▲≣▶ ■ のへで 22/26



Task τ_1 completes its computation phase immediately



Throttle memory requests

< □ ▶ < @ ▶ < \ = ▶ < \ = の < ? 22/26



- Two scratchpad partitions for each core
- Non-preemptive scheduling at core-level
- Memory arbitration with TDMA
- Read-Execute-Write task model

T. Kloda, G. Gracioli, R. Tabish, R. Mancuso, R. Mirosanlou, R. Pellizzoni, M. Caccamo Scheduling and System Design for Real-Time Applications on Heterogeneous MPSoC Platforms. ACM TECS 2023

Early Load (state-of-the-art work-conserving scheduler)



R. Tabish, R. Mancuso, S. Wasly, S. S. Phatak, R. Pellizzoni et M. Caccamo, A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems. RTAS 2017 - S A C

24/26

Memory-centric scheduling with DMA Lazy Load





T. Kloda, G. Gracioli, R. Tabish, R. Mancuso, R. Mirosanlou, R. Pellizzoni et M. Caccamo Scheduling and System Design for Real-Time Applications on Heterogeneous MPSoC Platforms. ACM TECS 2023

シママ 24/26

Experiments



か^へ^へ 25/26

Conclusions

- new models for better parallelism
- new compilers and sensitivity analyses
- new schedulers beyond work-conserving algorithms
- new hardware features (Arm's MPAM and Intel's RDT)

▲□▶ ▲□▶ ▲ ■▶ ▲ ■▶ ■ ⑦ Q ♀ 26/26

Merci de votre attention

< □ ▶ < @ ▶ < ≧ ▶ < ≧ ▶ E の Q @ 26/26